Freescale Semiconductor /MKL27Z4 /I2S0 /RCSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCSR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)FWDE 0 (0)FWIE 0 (0)FEIE 0 (0)SEIE 0 (0)WSIE 0 (0)FWF 0 (0)FEF 0 (0)SEF 0 (0)WSF 0 (0)SR 0 (0)FR 0 (0)BCE 0 (0)DBGE 0 (0)STOPE 0 (0)RE

WSIE=0, DBGE=0, SEIE=0, WSF=0, RE=0, FEF=0, FEIE=0, FR=0, FWDE=0, FWIE=0, STOPE=0, SEF=0, SR=0, FWF=0, BCE=0

Description

SAI Receive Control Register

Fields

FWDE

FIFO Warning DMA Enable

0 (0): Disables the DMA request.

1 (1): Enables the DMA request.

FWIE

FIFO Warning Interrupt Enable

0 (0): Disables the interrupt.

1 (1): Enables the interrupt.

FEIE

FIFO Error Interrupt Enable

0 (0): Disables the interrupt.

1 (1): Enables the interrupt.

SEIE

Sync Error Interrupt Enable

0 (0): Disables interrupt.

1 (1): Enables interrupt.

WSIE

Word Start Interrupt Enable

0 (0): Disables interrupt.

1 (1): Enables interrupt.

FWF

FIFO Warning Flag

0 (0): No enabled receive FIFO is full.

1 (1): Enabled receive FIFO is full.

FEF

FIFO Error Flag

0 (0): Receive overflow not detected.

1 (1): Receive overflow detected.

SEF

Sync Error Flag

0 (0): Sync error not detected.

1 (1): Frame sync error detected.

WSF

Word Start Flag

0 (0): Start of word not detected.

1 (1): Start of word detected.

SR

Software Reset

0 (0): No effect.

1 (1): Software reset.

FR

FIFO Reset

0 (0): No effect.

1 (1): FIFO reset.

BCE

Bit Clock Enable

0 (0): Receive bit clock is disabled.

1 (1): Receive bit clock is enabled.

DBGE

Debug Enable

0 (0): Receiver is disabled in Debug mode, after completing the current frame.

1 (1): Receiver is enabled in Debug mode.

STOPE

Stop Enable

0 (0): Receiver disabled in Stop mode.

1 (1): Receiver enabled in Stop mode.

RE

Receiver Enable

0 (0): Receiver is disabled.

1 (1): Receiver is enabled, or receiver has been disabled and has not yet reached end of frame.

Links

() ()